## TCET DEPARTMENT OF ELECTRONICS ENGINEERING (ETRX)

Credit Based Grading Scheme(Revised - 2012) - University of Mumbai CBGS-2012(R)

TCET/FRM/IP-02/10

Semester: BE - VII

# ) ticet Estd. 2001

Revision: B

#### Semester Plan (Practical / tutorials / Assignment)

Course: **B.E ETRX** 

Batches:

Subject: IC Technology Laboratory (EXL702)

Class: B.E ETRX

Batch Size: 20 students

Laboratory faculty In-Charge: Mr. Sunil Khatri,Mr. Sumit K

Lab Assistant / Attendant: Ms. Sulbha Kashid

Note: Experiments are planned as per University Curriculum

## **Basic Experiments**

Sr. No	TITLES Experiments / Tutorials / Assignment (Planning with use of Technology)	Planned Date	Completion Date	Remarks
1	To use Hall effect to find semiconductor type, conductivity and carrier	E1, E2 : 25/7		
1	concentration	E3, E4 : 24/7		
2	To study CMOS fabrication process using N well	E1, E2 : 1/8		
2		E3, E4 : 31/7		
3	To study output characteristics of MOSFET using TCAD	E1, E2 : 8/8		
3		E3, E4 : 7/8		
4	To study SQL and its share statistics using TCAD	E1, E2 : 5/9		
4	To study SOI and its characteristics using TCAD	E3, E4 : 14/8		

## **Design / Development Experiments:**

Sr. No	TITLES Experiments / Tutorials / Assignment (Planning with use of Technology)	Planned Date	Completion Date	Remarks
_		E1, E2 : 12/9		
5	Design and implementation of CMOS inverter layout	E3, E4 : 21/8		
ć	Design and implementation of NAND gate layout	E1, E2 : 19/9		
6		E3, E4 : 4/9		
7	Design and implementation of NOR gate layout	E1, E2 : 26/9		
/		E3, E4 : 11/9		
0	Perfomance parameters Testing of CMOS inverter with change in	E1, E2 : 3/10		
8	technology trends	E3, E4 : 18/9		
0	Design a NMOS current mirror circuit and testing it with change in	E1, E2 : 10/10		
9	technology trends	E3, E4 : 25/9		
10	Design a transmission gate circuit and testing it in terms of process	E1, E2 : 17/10		
10	parameters	E3, E4 : 9/10		

Group Learning Activity						
1	Mini Project: Design a Wilson current mirror circuit and testing it in terms of process parameters	E1, E2				
2	Mini Project: Design a Cascode current mirror circuit and testing it in terms of process parameters	E3, E4				
3	<b>Case study:</b> Different multigate devices and its applications, (SOI,CINFET, FINFET,MESFET,HEMT)	E1, E2, E3, E4				

Mini / Minor Projects Objective: To get hands on experience to execute projects with respect to student choice in the following areas. (30 Hrs / Semester / Student).

DEPARTMENT OF ELECTRONICS ENGINEERING (ETRX)	

Credit Based Grading Scheme(Revised - 2012) - University of Mumbai CBGS-2012(R)

PERK Engineers Eatd. 2001

Revision: B

#### Semester Plan (Practical / tutorials / Assignment) Course: B.E ETRX

Semester: **BE - VII** 

TCET/FRM/IP-02/10

Subject: IC Technology Laboratory (EXL702) Class: B.E ETRX

Batch Size: 20 students

Batches:

Laboratory faculty In-Charge: Mr. Sunil Khatri, Mr. Sumit K

Lab Assistant / Attendant: Ms. Sulbha Kashid

Mini /Minor Projects :

S.No	Project Title		-	Project Type	Referenc e	
1	Double gate CINFET	BE	3-4	Major	Technolo	
2	Simulation of High Electron Mobility Transistor,SOIFET	BE	3-4	Major	gy Based Learning	

Planned	Complete d		Planned	Complete d		Planned	Completed
Basic Exp: 04 Design No. of Base Exp: Prac 06 Major Project: 2 Case study: 2(any)		No. of Assignme nts	3		No. of Tutorial	01(Low Profile Student)	

#### DOSLNE:

Group activities are required to be added with the practical related to course to enhance the learning activity of the student in the course. Group activity includes: Group presentation, new experiment design, mini projects etc.

DOSLE (engaged in some other dates):

Note:

1. The practical plan date and completion date shall be in compliance. For any non-compliance reason(s) required to be stated in remark column.

2. Learning objective and outcome shall be clearly stated with each of experiments/ tutorials/ assignments and are required to be mapped at the end of the semester.

3. Entry for DOSLE (engaged on some other date) shall be done with proper mapping to DOSLNE.

Name & Signature of Faculty	Signature of HOD	Signature of Principal / Dean Academic
Date: 11/01/2017	Date:	Date: